BT
Blaise Tine
cs.ARcs.DCcs.PL
On Valency
published · living versionsW_6q83s9dw·v1 · currentpublished
RoadBlock: Rethinking GPU Tensor Core Microarchitecture for Emerging Microscaling Format Support
with Nikhil Rout
1 version
Preprints & journals
4 papers in the corpus · 2020–2025Multiport Support for Vortex OpenGPU Memory Hierarchy2503.17602v1 · Injae Shin, Blaise Tine2025 · 0 citationsarXiv
Vortex: Extending the RISC-V ISA for GPGPU and 3D-GraphicsResearch2110.10857v1 · Blaise Tine, Fares Elsabbagh, Krishna Yalamarthy et al.2021 · 0 citationsMICRO'21: 54th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '21), October 18--22, 2021, Virtual Event, Greece
Supporting CUDA for an extended RISC-V GPU architecture2109.00673v1 · Ruobing Han, Blaise Tine, Jaewon Lee et al.2021 · 5 citationsarXiv
Vortex: OpenCL Compatible RISC-V GPGPU2002.12151v1 · Fares Elsabbagh, Blaise Tine, Priyadarshini Roshan et al.2020 · 10 citationsarXiv
Career total: 17 works. 4 are in this corpus.
Profile built from the corpus for this byline.
Author records are still filling in while the Hub is in alpha. If this is your page, you'll be able to claim it soon. Spot a mistake? Tell us.